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III-nitride wires of nanometer to micrometer scales have gained extensive research interest due to their potential applications in novel photonic and electronic devices including light-emitting diodes (LEDs), 1,2 lasers, 3 transistors, 4 and so on. In particular, GaN microwires are drawing increasing attention as building blocks such as natural microcavity 5 and waveguide 6 in constructing optoelectronic devices due to their good crystalline quality, smooth surface, and negligible propagation loss. In addition, the micrometer scale of the wires enables using inexpensive ultraviolet photolithography for fabrication.
In the past decade, great emphasis has been put on the synthesis of vertical or out-of-plane GaN wires. Catalystassisted growth of GaN wires has been demonstrated by vapor-liquid-solid (VLS) growth, 7 molecular beam epitaxy (MBE), 8 metalorganic chemical vapor deposition (MOCVD), 9 and selective growth using an anodic alumina template. 10 However, metal catalysts inevitably lead to residual contamination within the semiconductor wires. 11 Besides these bottom-up methods, GaN wires have also been achieved by direct top-down dry etching process. 12 Despite all kinds of growth methods, vertical or out-of-plane GaN wires are the dominating type since wurtzite GaN possesses a preferred [0001] growth direction. 13 While there are many studies of out-of-plane wires, comparatively few studies have been devoted to the growth and fabrication of horizontal GaN wire structures. [14] [15] [16] [17] As a result, their material properties and potential for device fabrication are yet to be fully studied and exploited. Being compatible with planar device processing technology, in-plane GaN wires could be more easily integrated with modern electronic device fabrication processes. 18 Horizontal wires would have no need for post-growth transfer onto a new host substrate and could be in-situ processed without losing control of their crystallographic orientations. Fabrication of large-scale array-based devices utilizing well-aligned GaN wires is therefore possible. Hence, a thorough study of the growth and material properties of horizontal GaN nano-or micro-wires is highly desirable. In this Letter, we report the growth of catalyst-free inplane GaN microwires on silicon by MOCVD. A thin GaN buffer layer was first deposited on a bare (111) Si substrate and patterned with a nano-porous SiO 2 mask. GaN wires with lengths up to millimeter scale were then grown on this porous template. Interestingly, GaN wires are observed to nucleate on crack lines originating from the thermal mismatch between the GaN buffer and silicon substrate. As a result, GaN wires are grown along the three equivalent h11 20i directions. Notably, the initially grown nanowire length and thickness scale with growth time, thus enabling flexibility in device structure design. The GaN microwires possess a low defect density with only a few stacking faults (SFs) observed within the wurtzite phase wire structure. Electrical measurement reveals that the GaN microwires exhibit high conductivity and that the resistivity is independent of wire thickness. With proper heterostructure design, the nitride-based wires can potentially be used for optoelectronics or high-speed transistor applications.
The GaN wires were grown on a nano-patterned GaN/Si template in an AIXTRON2000HT MOCVD system. The growth structure is schematically illustrated in Fig. 1(a) . A 30-nm thick AlN was first deposited on a 2-in. (111) Si substrate as the nucleation layer, followed by a 250-nm thick GaN buffer. 19 Next, a 20-nm thick SiO 2 layer was deposited by plasma-enhanced chemical vapor deposition (PECVD) and annealed at the temperature used for subsequent 'regrowth.' A cylinder-forming diblock copolymer film of poly(styrene-block-methyl methacrylate) (PS-b-PMMA) (Polymer Source Inc., molecular weight (MW): 46 kg/mol for PS and 21 kg/mol for PMMA, polydispersity index (PDI): 1.09) was spin-coated and thermally annealed on the wafer surface after a brush layer pretreatment. 20 After annealing, the self-assembled, vertically oriented PMMA cylinders were selectively removed by ultraviolet irradiation and acetic acid. Subsequently, the left-behind nanohole patterned PS mask was transferred to the underlying SiO 2 layer by dilute hydrofluoric acid. 21 A high density ($6.3 Â 10 10 cm -2 ) array of nanoholes were observed in the SiO 2 layer with the average hole diameter and pitch size of 22 and 40 nm, respectively. GaN wire growth was then performed on this porous template. Trimethylgallium (TMGa) and ammonia were employed as gallium and nitrogen precursors for GaN regrowth. The regrowth temperature and initial V/III ratio were 1080 C and 12 000, respectively. After growth, we examined the GaN wires by optical microscope (OM), scanning electron microscope (SEM), and atomic force microscope (AFM). Stress status and crystal quality were assessed by micro-Raman spectroscopy. Crosssectional transmission electron microscopy (TEM) was employed to investigate the structural properties of GaN wires. To evaluate the potential for these wires to be used as electrical devices, we fabricate electrodes and measure the electrical conductivity of GaN wires.
The use of nano-porous SiO 2 mask is the key for GaN nano-or micro-wire nucleation. As shown in Figs. 1(b) and 1(c), the nano-openings formed in the SiO 2 layer were uniformly distributed on the wafer surface. GaN nanodots were found to form in some of the openings, as labeled in the AFM image and the inset of Fig. 1(b) . The GaN nanodots were confined to selectively grow inside the SiO 2 nano-openings 22 where the underlying GaN was exposed. The nucleation of GaN wires, on the other hand, appears to occur by a different mechanism. It is found that the wires consistently grew along the three equivalent h11 20i directions associated with the underlying GaN buffer, as displayed in Fig. 1(d) . Moreover, we observed that the GaN wires always nucleate at cracks in the SiO 2 masking layer (see the separation and shift of SiO 2 nanoholes in Fig. 1(c) ). These crack lines in the nanoporous oxide film align to the aforementioned crystalline directions of GaN. It is well known that GaN epitaxially grown on silicon tends to crack along h11 20i to release the thermally derived tensile stress. These cracks appear to propagate up to and through the nanoporous SiO 2 mask layer during the template preparation process. The subsequently exposed GaN buffer at this narrow crack became the nucleation site for the wire growth. With further optimizations in the growth and patterning conditions, arrays of high-density and wellaligned GaN wires can potentially be synthesized for various device applications.
The initially grown GaN nanowires are typically tens of nanometers in width and hundreds of nanometers in length, although the overgrown in-plane GaN wires can evolve to much larger dimensions. Fig. 2(a) shows an array of parallel GaN wires with thickness of $1 lm and tens to several hundred micrometers in length. In particular, a six-minute growth can yield GaN wires with thickness $1 lm at a low TMGa flow of 22 lmol/min. The growth rate along [0001] direction in GaN wire is significantly faster compared with a planar film growth rate ($5 nm/min) using the same growth parameters. At longer growth times, the overall size of GaN wires increases, and a 10-lm thick wire can reach 1-2 mm in length [ Fig. 1(d) ]. This indicates a fast growth rate along the three equivalent ½11 20 directions in addition to [0001] direction. Interestingly, the size and density of GaN nanodots did not increase. There is a possible growth competition between 
has been achieved. Given the uniform structure and electronic properties along the entire length, one single wire could be fabricated into multiple devices intrinsically connected together. 23 All the GaN wires in this work showed triangular cross sections, as illustrated in Fig.  2(c)-2(e) . Most of the wires exhibited smooth and symmetrical side walls which are identified as GaN semi-polar planes, ð10 11Þ and ð01 11Þ, according to their angles with respect to the substrate. The naturally evolved GaN f10 11g planes are ideal for growing semi-polar InGaN/GaN multi-quantum wells (MQWs) with reduced quantum-confined stark effect (QCSE) compared with conventional polar ones. 24, 25 Fig . 2(e) shows the cross-sections of six parallel wires with thickness of $10 lm. All the GaN wires in this image showed similar geometry, indicating uniform GaN wire growth through crack-induced nucleation. Considering the nucleation of GaN wires greatly relied on the cracks in the nanoporous SiO 2 film, further thinning down the SiO 2 film thickness and intentionally inducing some thermal stress will help generate more crack-lines in the nanoporous SiO 2 film and increase GaN wire density.
In order to determine the stress status and assess the crystal quality of GaN wires grown on Si substrate, microRaman scattering spectra were collected from a 10 lm-thick wire from both [0001] and ½11 20 directions [ Fig. 3] . A 514.5 nm line of an Arþ laser was used as the excitation source and the spot diameter of the focused laser beam on the sample was about 1.5 lm using a 100Â objective. In the Raman spectrum obtained along [0001] [ Fig. 3(a) ], in addition to the Si substrate peak at 520 cm À1 , a prominent GaN E 2 (high) peak is observed at 566.5 cm
À1
, which is very close to the same E 2 (high) emission peak position in stress-free GaN bulk material (567.5 cm À1 ). 26 This indicates that the GaN wires are nearly or fully relaxed in spite of lattice and thermal mismatch with the Si substrate. Since GaN wires have very small footprints on the GaN/Si template underneath, the overgrown structure experiences minimal thermal stress from the substrate during temperature ramp-down. The linewidth of the wire E 2 (high) peak was only 5.3 cm À1 , indicating a homogeneous and low defect structure in the GaN wire. When probing along ½11 20, a greatly diminished or even no E 2 (H) signal was observed for crossed or parallel polarization detection, as seen in Figs. 3(c) and 3(b) , respectively. These two spectra confirmed that the GaN wire c-axis is perpendicular to the (111) Si substrate according to the selection rules for wurtzite structure.
The wires nucleate on a GaN template, which is known to possess a high dislocation density. Cross-sectional TEM was utilized to evaluate crystal properties of the microstructure and to determine the extent to which these preexisting dislocations propagate into the wires. GaN wire samples were prepared using conventional mechanical thinning followed by ion beam milling. All TEM analyses were carried out on a JEOL2010F field-emission microscope operating at 200 keV. Taken near the h11 20i zone axis, Fig. 4(a) of Fig. 4(a)] and high-resolution (HR) image [Fig. 4(b) ] reveal that the GaN microwires have a single-crystalline wurtzite structure. The GaN wire (0001) plane is parallel to the Si (111) plane, which is consistent with the observation that GaN wire c-axis is perpendicular to Si (111) plane from the polarized micro-Raman spectra. It can be found in Fig.  4(b) that lateral portion of the GaN wires which were grown over the SiO 2 mask were in a close contact with the SiO 2 . The GaN wire (0001) plane tilts from rather than being strictly parallel to the GaN buffer (0001) plane. The crystallographic tilt of the GaN wire ($12.4 ) could be possibly resulted from the GaN buffer crystallographic tilt in the crack area where wire regrowth started. The GaN buffer is populated with threading dislocations (TDs), however, only some striations parallel to the GaN wire c-plane appear in the GaN wire above nanoporous growth template, as shown in Fig. 4(c) . The striation density decreases at regions further away from the mask layer [ Fig. 4(d) ]. The horizontal line features are identified as stacking faults (SFs) along c-axis of the wurtzite crystal, as seen in the HR-TEM images in Fig.  4(g) . A low density of cubic GaN inclusions were observed in agreement with the streak-free diffraction spots in the SAD pattern [inset of Fig. 4(a) ]. The SFs continue from one end to another in the observed area without any termination or association with partial dislocations. In two-beam darkfield analysis, the SFs vanish for g ¼ h0002i [ Fig. 4(e) ] and are clearly visible for g ¼ h1 100i [ Fig. 4(f) ]. Since no additional SFs were observed when switching from g ¼ h1 100i to g ¼ h1 101i, it is established that the observed SFs are intrinsic in nature.
27 Fig. 4 (g) illustrated two kinds of stacking disorders inside the horizontal GaN microwires. The bottom stacking disorder revealed that the stacking order of ABAB along the c axis of wurtzite GaN was altered to ABABCBCB in the faulted area. The top stacking fault showed a local deviation from the hexagonal wurtzite (0001) stacking sequence to the cubic zinc blende (111) stacking sequence. The formation of SFs can be related to the fast GaN wire growth rate along c-axis and also the presence of certain impurities during the growth which can perturb the growth. 28, 29 With improvements in the substrate preparation and optimization of the growth procedure, reductions in the SF density for wires monolithically grown on silicon should be achievable.
The electrical properties of un-doped GaN wires were measured using a standard probe-station after ultraviolet photolithography, metal deposition (Ti/Al/Ni/Au), lift-off, and annealing. The GaN wire resistivity, q, was derived by q ¼ RA/L, where R is the resistance calculated by the I-V measurement, A is the cross-sectional area of GaN wire, and L is the distance between contacts. As shown in Fig. 5 , the GaN wires exhibited high conductivity, and the resistivity was in the range of 20-30 mX cm, regardless of the GaN thickness (1 lm or 10lm thick), which indicated that surface-related conduction played a negligible role in the resistivity measurement. Temperature-dependent resistance measurements were also performed for the 1 lm thick wire, as shown in Fig. 5 . At all the measurement temperatures, ohmic current-voltage characteristics were observed. With metal pad distance of 16 lm, the measured wire resistance steadily increased from 1141 X at 300 K to 4973 X at 70 K, but possessed a weak dependence for temperatures from 70 K (4973 X) to 10 K (5513 X), as shown in the inset of Fig.  5(b) . A fitting of the temperature-dependent conductance yields a thermal activation energy of E a ¼ 12.8 meV according to GðTÞ $ expðÀE a =k B TÞ, where G(T) is temperaturedependent conductance and k B is the Boltzmann constant. The relatively small thermal activation energy and resistance flattening at very low temperature (10 K to 50 K) implied impurity band conduction. 30 Considering the measured E a being 12.8 meV and the presence of the Si substrate, Si (activation energy between 12 meV and 17 meV in GaN 31 ) was regarded to be the electron donors in the regrown wires, although the GaN wires were grown without intentional doping. According to the wire resistivity, the carrier density was estimated to 1 Â 10 18 cm À3 (Ref. 32 and references therein), given the micrometer scale of the measured horizontal wires.
In summary, in-plane GaN microwires were grown on nano-scale porous SiO 2 patterned GaN/Si templates by MOCVD. Well-aligned GaN microwires were grown along the three equivalent h11 20i directions and were nucleated at cracks within a 20-nm thick SiO 2 template layer. All the GaN wires exhibited triangular cross-sections, which were enclosed by ð0001Þ, ð10 11Þ, and ð01 11Þ planes. The length and thickness of the GaN microwires could be controlled by growth time while length-to-thickness ratio could be as high as 200. Micro-Raman and cross-sectional TEM analysis confirmed that the wires were predominantly wurtzite with a low or unmeasurable dislocation density and a low density of intrinsic SFs. The regrown GaN microwires exhibited very low resistivity of 20-30 mX cm at room temperature, which is independent of wire thickness. Temperaturedependent measurement implied unintentional impurity was the main reason for high carrier density inside the wires with thermal activation energy of 12.8 meV. With further optimization in heterostructure design and doping profiles, the long horizontal GaN microwires would be an ideal platform for semi-polar LEDs and III-nitride based transistors directly integrated with silicon technologies.
